

WHAT IS CLAIMED IS:

1 1. A host messaging unit for allowing asynchronous retrieval of a
2 command from a host processor, the host messaging unit comprising:
3 a memory storage device;
4 a read controller coupled to the memory storage device effective to
5 asynchronously retrieve the command from the memory storage device; and
6 a write controller coupled to the memory storage device effective to
7 asynchronously acknowledge the command retrieval, wherein the host processor is
8 bypassed during both the command retrieval and the asynchronous
9 acknowledgment of the command retrieval.

1 2. The host messaging unit of claim 1, wherein the read controller
2 comprises:
3 a direct memory access read engine coupled to the memory storage device;
4 a read clock coupled to the direct memory access read engine to initiate the
5 command retrieval from the memory storage device at predetermined intervals; and
6 a validator coupled to the direct memory access read engine to validate the
7 command retrieved from the memory storage device.

1 3. The host messaging unit of claim 2, wherein the read clock allows
2 programmable predetermined intervals.

1 4. The host messaging unit of claim 3, wherein the read clock restarts the
2 predetermined interval after the command retrieval from the memory storage device.

1 5. The host messaging unit of claim 2, wherein the validator includes a
2 comparator to indicate an invalid command when the command is zero valued.

1 6. The host messaging unit of claim 1, wherein the read controller
2 comprises:
3 a direct memory access read engine coupled to the memory storage device;
4 and
5 a busmaster command engine coupled to the direct memory access read
6 engine to initiate the command retrieval from the memory storage when the
7 busmaster command engine is signaled by the host processor.

1 7. The host messaging unit of claim 6, wherein the busmaster command
2 engine comprises a register programmable by the host processor to indicate that the
3 command is available to be retrieved from the memory storage device.

1 8. A peripheral component interconnect device comprising:
2 a device processor; and
3 a host messaging unit coupled to the device processor for facilitating
4 communication between the device processor and an external device, the host
5 messaging unit including:
6 a read controller coupled to the device processor effective to
7 asynchronously read a data element from the external device; and
8 a write controller coupled to the device processor effective to
9 asynchronously acknowledge the asynchronous read, wherein the device processor
10 is bypassed during both the asynchronous read and the asynchronous
11 acknowledgment of the asynchronous read.

1 9. The peripheral component interconnect device of claim 8, wherein the
2 read controller comprises:
3 a direct memory access read engine coupled to read the data element from
4 the external device;
5 a read clock coupled to the direct memory access read engine to initiate the
6 data element retrieval from the external device at predetermined intervals; and
7 a validator coupled to the direct memory access read engine to validate the
8 data element retrieved from the external device.

1 10. The peripheral component interconnect device of claim 9, wherein the
2 read clock allows programmable predetermined intervals.

1 11. The peripheral component interconnect device of claim 10, wherein the
2 read clock restarts the predetermined interval after the data element retrieval from
3 the external device.

1 12. The peripheral component interconnect device of claim 9, wherein the
2 validator includes a comparator to indicate an invalid data element when the data
3 element is zero valued.

1 13. The peripheral component interconnect device of claim 8, wherein the
2 read controller comprises:
3 a direct memory access read engine coupled to the external device; and
4 a busmaster command engine coupled to the direct memory access read
5 engine to initiate the data element retrieval from the external device when the
6 busmaster command engine is signaled by the external device.

1 14. The peripheral component interconnect device of claim 13, wherein the
2 busmaster command engine comprises a register programmable by the external
3 device to indicate that the data element is available to be retrieved from the external
4 device.

1 15. In a computer system, a host processor coupled through a peripheral
2 component interconnect bus to a peripheral component interconnect device, the
3 peripheral component interconnect device comprising:

4 a host messaging unit for facilitating communication between the host
5 processor and the peripheral component interconnect device, the host messaging
6 unit including:

7 a read controller coupled to the host processor effective to
8 asynchronously retrieve host processor commands from the host processor; and

9 a write controller coupled to the host processor effective to
10 asynchronously acknowledge the command retrieval, wherein the host processor is
11 bypassed during both the command retrieval and the asynchronous
12 acknowledgment of the command retrieval.

1 16. The peripheral component interconnect device of claim 15, wherein the
2 read controller comprises:

3 a direct memory access read engine coupled to the host processor;
4 a read clock coupled to the direct memory access read engine to initiate the
5 command retrieval from the host processor at predetermined intervals; and

6 a validator coupled to the direct memory access read engine to validate the
7 command retrieved from the host processor.

1 17. The peripheral component interconnect device of claim 16, wherein the
2 read clock allows programmable predetermined intervals.

1 18. The peripheral component interconnect device of claim 17, wherein the
2 read clock restarts the predetermined interval after the command retrieval from host
3 processor.

1 19. The peripheral component interconnect device of claim 16, wherein the
2 validator includes a comparator to indicate an invalid command when the command
3 is zero valued.

1 20. The peripheral component interconnect device of claim 15, wherein the
2 read controller comprises:
3 a direct memory access read engine coupled to the host processor; and
4 a busmaster command engine coupled to the direct memory access read
5 engine to initiate the command retrieval from the host processor when the
6 busmaster command engine is signaled by the host processor.

1 21. The peripheral component interconnect device of claim 20, wherein the
2 busmaster command engine comprises a register programmable by the host
3 processor to indicate that the command is available to be retrieved from the host
4 processor.

1 22. A method of asynchronously servicing a peripheral component
2 interconnect device comprising:
3 bypassing a host processor to access host commands from host memory;
4 using the host memory to signal the access of the host commands; and
5 providing status to the host processor after execution of the host commands.

1 23. The method of claim 22 wherein bypassing the host processor
2 comprises:
3 allowing the host processor to write the host commands to the host memory;
4 and
5 polling the host memory for valid host commands at predetermined intervals.

1 24. The method of claim 22 wherein using the host memory to signal the
2 access of the host commands comprises writing zero valued data to the host
3 memory containing the host commands.

1 25. The method of claim 22 wherein providing status to the host processor
2 is interrupt driven.

1 26. The method of claim 25 wherein the interrupt driven status uses an
2 interrupt pin to notify the host processor.

1 27. The method of claim 25 wherein the interrupt driven status uses
2 message signaled interrupts to notify the host processor.

1 28. The method of claim 22 wherein bypassing the host processor
2 comprises:
3 allowing the host processor to write the host commands to the host memory;
4 and
5 interrupting the peripheral component interconnect device when the host
6 commands are available in the host memory.

1 29. The method of claim 28 wherein interrupting the peripheral component
2 interconnect device comprises writing a logic value to a register within the peripheral
3 component interconnect device.

1 30. A method of reducing bus transfer overhead between a host processor
2 and a peripheral component interconnect device processor comprising:
3 writing host processor commands to a memory storage device;
4 bypassing the peripheral component interconnect device processor to signal
5 the existence of the host processor commands; and
6 bypassing the host processor to access the host processor commands from
7 the memory storage device.

1 31. The method of claim 30 wherein bypassing the peripheral component
2 interconnect device processor comprises using a host messaging unit to poll for host
3 processor commands at predetermined intervals.

1 32. The method of claim 31 wherein bypassing the peripheral component
2 interconnect device processor comprises interrupting the host messaging unit when
3 the host commands are available in the memory storage device.

1 33. The method of claim 30 wherein bypassing the host processor
2 comprises:
3 using a direct memory access read engine to retrieve host processor
4 commands from the memory storage device; and
5 using a direct memory access write engine to signal the host processor that
6 the host processor commands are retrieved.

1 34. An article of manufacture comprising a program storage medium
2 readable by a computer, the medium tangibly embodying one or more programs of
3 instructions executable by the computer to perform a method reducing bus transfer
4 overhead between a host processor and a peripheral component interconnect
5 device processor, the method comprising:
6 writing host processor commands to a memory storage device;
7 bypassing the peripheral component interconnect device processor to signal
8 the existence of the host processor commands; and
9 bypassing the host processor to access the host processor commands from
10 the memory storage device.

[illegible]